

# Arm China CoreSight™ ETM-M52

Revision: r0p2


## Technical Reference Manual

**Non-Confidential**

**Issue 05**

Copyright © 2022–2023 Arm Technology (China) Co., Ltd. (or its affiliates) and Copyright © 2019–2021 Arm Limited (or its affiliates). All rights reserved.

102774\_0002\_05\_en



## Arm China CoreSight™ ETM-M52 Technical Reference Manual

Copyright © 2022–2023 Arm Technology (China) Co., Ltd. (or its affiliates) and Copyright © 2019–2021 Arm Limited (or its affiliates). All rights reserved.

### Release Information

#### Document history

Issue	Date	Confidentiality	Change
0000-01	15 January 2022	Confidential	First beta release for r0p0
0000-02	24 April 2022	Confidential	First limited access release for r0p0
0001-03	27 July 2022	Non-Confidential	First early access release for r0p1
0002-04	30 December 2022	Non-Confidential	First release for r0p2
0002-05	30 September 2023	Non-Confidential	Second release for r0p2

### Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Technology (China) Co., Ltd. ("Arm China"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM CHINA PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm China makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM CHINA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM CHINA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm China's customers is not intended to create or refer to any partnership relationship with any other company. Arm China may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Arm China is a trading name of Arm Technology (China) Co., Ltd. The words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the People's Republic of China and/or elsewhere. All rights reserved. Visit <https://www.arm.com/company/policies/trademarks> and <https://www.armchina.com/usestandard> for full guidance on using Arm's trademarks. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Copyright © 2022-2023 Arm Technology (China) Co., Ltd. (or its affiliates).

Copyright © 2019-2021 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

Arm Technology (China) Co., Ltd. registered in China.

Room 201, Building A, No. 1 First Qianwan Road, Qianhai Shengang Cooperation Zone, Shenzhen, the People's Republic of China.

(LES-PRE-20349 - Arm China)

## Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm China and the party that Arm China delivered this document to.

Unrestricted Access is an Arm China internal classification.

## Product Status

The information in this document is Final, that is for a developed product.

# Contents

<b>1. Introduction.....</b>	<b>8</b>
1.1 Product revision status.....	8
1.2 Intended audience.....	8
1.3 Conventions.....	8
1.4 Useful resources.....	10
<b>2. CoreSight ETM-M52.....</b>	<b>12</b>
2.1 CoreSight™ ETM-M52 features.....	12
2.1.1 The CoreSight™ debug environment.....	12
2.2 Compliance.....	14
2.3 Features.....	14
2.4 Interfaces and configurable options.....	17
2.5 Design process.....	17
2.6 Documentation.....	18
2.7 Product revisions.....	19
<b>3. Functional description.....</b>	<b>20</b>
3.1 Cortex®-M52 ETM-M52 functional blocks.....	20
3.2 External input and output connections.....	21
3.3 Operation.....	26
3.3.1 ETM-M52 registers.....	26
3.3.2 Precise ViewInst events.....	26
3.3.3 Parallel instruction execution.....	26
3.3.4 Trace features.....	27
3.3.5 Packet formats.....	27
3.3.6 Resource selection.....	27
3.3.7 Trace flush behavior.....	29
3.3.8 Low-power state behavior.....	29
3.3.9 Cycle counter.....	29
3.3.10 Event tracing and triggers.....	29
<b>4. Programmers model.....</b>	<b>30</b>
4.1 Modes of operation and execution.....	30

4.1.1 Controlling ETM-M52 programming.....	30
--	----

## **5. ETM-M52 register descriptions.....32**

5.1 Register summary.....	32
5.2 TRCPRGCTLR, Programming Control Register.....	34
5.3 TRCSTATR, Status Register.....	35
5.4 TRCCONFIGR, Trace Configuration Register.....	36
5.5 TRCEVENTCTLOR, Event Control 0 Register.....	37
5.6 TRCEVENTCTL1R, Event Control 1 Register.....	38
5.7 TRCSTALLCTLR, Stall Control Register.....	39
5.8 TRCTSCTLR, Global Timestamp Control Register.....	40
5.9 TRCSYNCPR, Synchronization Period Register.....	41
5.10 TRCCCCTLR, Cycle Count Control Register.....	42
5.11 TRCTRACEIDR, Trace ID Register.....	43
5.12 TRCVICTLR, ViewInst Main Control Register.....	43
5.13 TRCVIPCSSCTLR, ViewInst Start/Stop Processor Comparator Control Register.....	45
5.14 TRCEXTINSELR, External Input Select Register.....	47
5.15 TRCCNTRLDVR0, Counter Reload Value Register 0.....	48
5.16 TRCIDR0-13, ID Registers.....	49
5.16.1 TRCIDR0, ID Register 0.....	49
5.16.2 TRCIDR1, ID Register 1.....	51
5.16.3 TRCIDR2, ID Register 2.....	51
5.16.4 TRCIDR3, ID Register 3.....	52
5.16.5 TRCIDR4, ID Register 4.....	54
5.16.6 TRCIDR5, ID Register 5.....	55
5.16.7 TRCIDR6, ID Register 6.....	56
5.16.8 TRCIDR7, ID Register 7.....	57
5.16.9 TRCIDR8, ID Register 8.....	57
5.16.10 TRCIDR9, ID Register 9.....	57
5.16.11 TRCIDR10, ID Register 10.....	58
5.16.12 TRCIDR11, ID Register 11.....	59
5.16.13 TRCIDR12, ID Register 12.....	59
5.16.14 TRCIDR13, ID Register 13.....	60
5.17 TRCRSCTLRn, Resource Selection Registers 2-3.....	61
5.18 TRCSSCCR0, Single-shot Comparator Control Register 0.....	62
5.19 TRCSSCSR0, Single-shot Comparator Status Register 0.....	63

5.20 TRCSSPCICR0, Single-shot Processor Comparator Input Control Register 0.....	64
5.21 TRCPDCR, Power Down Control Register.....	65
5.22 TRCPDSR, Power Down Status Register.....	66
5.23 Integration test registers.....	67
5.23.1 TRCITATBIDR, Integration ATB Identification Register.....	68
5.23.2 TRCITIDATAR, Integration Data Register.....	68
5.23.3 TRCITIATBINR, Integration Instruction ATB In Register.....	69
5.23.4 TRCITIATBOUTr, Integration Instruction ATB Out Register.....	70
5.23.5 TRCITCTRL, Integration Mode Control Register.....	71
5.24 TRCCLAIMSET, Claim Tag Set Register.....	72
5.25 TRCCLAIMCLR, Claim Tag Clear Register.....	73
5.26 TRCAUTHSTATUS, Authentication Status Register.....	73
5.27 TRCDEVARCH, Device Architecture Register.....	75
5.28 TRCDEVID, Device ID Register.....	75
5.29 TRCDEVTYPE, Device Type Register.....	76
5.30 TRCPIDR0-7, Peripheral Identification Registers.....	76
5.31 TRCCIDR0-3, Component Identification Registers.....	78
<b>A. Revisions.....</b>	<b>80</b>

# 1. Introduction

## 1.1 Product revision status

The  $r_xp_y$  identifier indicates the revision status of the product described in this manual, for example,  $r1p2$ , where:

<b><math>r_x</math></b>	Identifies the major revision of the product, for example, $r1$ .
<b><math>p_y</math></b>	Identifies the minor revision or modification status of the product, for example, $p2$ .

## 1.2 Intended audience

This book is written for designers of development tools providing support for ETM functionality and hardware and software engineers integrating the macrocell into an ASIC that includes the Cortex®-M52 processor. Implementation-specific behavior is described in this document. You can find complementary information in the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4* and *Arm China Cortex®-M52 Processor Integration and Implementation Manual*.

## 1.3 Conventions

The following subsections describe conventions used in Arm documents.

### Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: [developer.arm.com/glossary](https://developer.arm.com/glossary).

Convention	Use
<i>italic</i>	Citations.
<b>bold</b>	Terms in descriptive lists, where appropriate.
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.



Convention	Use
<and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments.  For example:  <pre>MRC p15, 0, &lt;Rd&gt;, &lt;CRn&gt;, &lt;CRm&gt;, &lt;Opcode_2&gt;</pre>
<b>SMALL CAPITALS</b>	Terms that have specific technical meanings as defined in the <i>Arm® Glossary</i> . For example, <b>IMPLEMENTATION DEFINED</b> , <b>IMPLEMENTATION SPECIFIC</b> , <b>UNKNOWN</b> , and <b>UNPREDICTABLE</b> .



Recommendations. Not following these recommendations might lead to system failure or damage.



Requirements for the system. Not following these requirements might result in system failure or damage.



Requirements for the system. Not following these requirements will result in system failure or damage.



An important piece of information that needs your attention.



A useful tip that might make it easier, better or faster to perform a task.




A reminder of something important that relates to the information you are reading.

## Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

**Figure 1-1: Key to timing diagram conventions**



## Signals

The signal conventions are:

### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

### Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

## 1.4 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at [developer.arm.com/documentation](https://developer.arm.com/documentation). Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

This book contains information that is specific to this product. See the following documents for other relevant information.

Arm and Arm China product resources	Document ID	Confidentiality
Arm China Cortex®-M52 Processor Integration and Implementation Manual	102775	Confidential

Arm and Arm China product resources	Document ID	Confidentiality
<i>Arm China Cortex®-M52 Processor Technical Reference Manual</i>	102776	Non-Confidential
<i>Arm® PMC-100 Technical Reference Manual</i>	101528	Non-Confidential

Arm architecture and specifications	Document ID	Confidentiality
<i>AMBA® 4 ATB Protocol Specification</i>	IHI 0032	Non-Confidential
<i>AMBA® APB Protocol Version 2.0 Specification</i>	IHI 0024	Non-Confidential
<i>Arm® CoreSight™ Architecture Specification v3.0</i>	IHI 0029	Non-Confidential
<i>Arm®v8-M Architecture Reference Manual</i>	DDI 0553	Non-Confidential
<i>Arm® CoreSight™ DAP-Lite Technical Reference Manual</i>	DDI 0316	Non-Confidential
<i>Arm® Embedded Trace Macrocell Architecture Specification ETMv4</i>	IHI 0064	Non-Confidential



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at <http://www.adobe.com>.

## 2. CoreSight™ ETM-M52

This chapter describes ETM-M52.

### 2.1 CoreSight™ ETM-M52 features

ETM-M52 can provide non-intrusive program-flow trace for the Cortex®-M52 processor. ETM-M52 generates information that trace software tools use to reconstruct the execution of an entire program or part of a program.

ETM-M52 implements instruction trace only, and can trace:

- All instructions, including condition code pass or fail
- Target addresses of indirect branch operations that have been taken
- Target addresses of direct branch operations that have been taken when TRCCONFIGR.BB is set to 1
- Exceptions
- Entry to debug state when Halting debug mode is enabled
- Cycle counts relating to instruction execution

ETM-M52 contains resource logic that enables you to control instruction trace. This resource logic includes one reduced function counter. For more information on the provision of a reduced function counter, see the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4*. Other resources available for ETM-M52 include *Data Watchpoint and Trace (DWT)* processor comparators and external inputs. You can specify the exact set of trigger and filter conditions that are required for a particular application.

For more information about CoreSight™, see:

- *Arm® CoreSight™ Architecture Specification v3.0*
- *Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference Manual*

For more information about the ETM architecture, see the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4*.

#### 2.1.1 The CoreSight™ debug environment

The CoreSight™ debug environment contains a software debugger that provides a user interface to ETM-M52. ETM-M52 is designed for instruction trace and it has a single 8-bit AMBA® 4 ATB interface.

##### Software debugger

A software debugger provides a user interface to ETM-M52. You can use this interface to:

- Configure ETM-M52 facilities such as filtering.
- Configure optional trace features such as cycle counting.
- Configure the other CoreSight™ components such as the *Trace Port Interface Unit* (TPIU).
- Access the processor debug registers and *Performance Monitoring Units* (PMUs).

ETM-M52 outputs its trace to the AMBA® 4 ATB interface.

You can use the CoreSight™ infrastructure to design systems that provide the option to:

- Export the trace information through a trace port. An external *Trace Port Analyzer* (TPA) captures the trace information as shown in [Example CoreSight system with ETM-M52](#).
- Write the trace information to a trace-capable device that can access local or system memory. You can read out the trace at low speed using a *Joint Test Action Group* (JTAG) or *Serial Wire* (SW) interface.

The software debugger has a copy of the executed image from memory and the captured trace information from the TPA or on-chip trace buffer. It decompresses the image to provide full disassembly with symbols of the code that was executed. ETM-M52 generates trace information that gives the software debugger the capability to link this data back to the original high-level source code. This information provides a visualization of how the code was executed on the Cortex®-M52 processor.

### Example CoreSight™ system with ETM-M52


The following figure shows an example of how ETM-M52 fits into a CoreSight™ debug environment to provide instruction trace capabilities in a single processor system.

In this example, the external debug software configures the trace and debug components through the *Debug Access Port* (DAP). The top-level ROM table contains:

- A unique identification code for the SoC.
- The base addresses of the components that are connected to the *External Private Peripheral Bus* (EPPB) on the Cortex®-M52 processor.

The ETM-M52 trace interfaces are replicated to provide on-chip storage using the CoreSight™ ETB and output off-chip using the TPIU. Cross-triggering operates through the *Cross Trigger Interface* (CTI) and *Cross Trigger Matrix* (CTM) components.

**Figure 2-1: Example CoreSight™ system with ETM-M52**



As an alternative to using an external computer to run a software debugger, the Cortex®-M52 processor (or another processor on the *System-on-Chip* (SoC) can access ETM-M52 and an on-chip trace buffer to provide self-hosted debug and trace functionality.

## 2.2 Compliance

ETM-M52 is compatible with the CoreSight™ architecture.

This manual complements architecture reference manuals, architecture specifications, protocol specifications, and relevant external standards. It does not duplicate information from these sources.

ETM-M52 implements the architecture specification and protocols shown in the following table.

**Table 2-1: Architecture specifications and protocols**

Component	Specification
ETM architecture	ETM-M52 implements the ETM architecture version 4.5. For more information, see <i>Arm® Embedded Trace Macrocell Architecture Specification ETMv4</i> .
Interconnect architecture	ETM-M52 complies with the AMBA® 4 APB and AMBA® 4 ATB protocols. For more information, see the <i>AMBA® APB Protocol Version 2.0 Specification</i> and <i>AMBA® 4 ATB Protocol Specification</i> .

## 2.3 Features

ETM-M52 consists of a range of **IMPLEMENTATION DEFINED** features and also implements several optional features from the ETM architecture.

See the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4* for information about:

- The trace protocol

- The ETM version 4.5 features
- Controlling tracing using triggering and filtering resources

The following table shows the ETM-M52 features that are **IMPLEMENTATION DEFINED**, in terms of either:

- The number of times the feature is implemented
- The size of the feature

**Table 2-2: ETM-M52 features with IMPLEMENTATION DEFINED number of instances or size**

Feature	ETM-M52 configuration	Description
Address comparators	0 pairs	See bits[3:0] of the <a href="#">TRCIDR4, ID Register 4</a> .
Instruction trace cycle counting minimum allowable threshold value	4	-
Data value comparators	0	See bits[7:4] of the <a href="#">TRCIDR4, ID Register 4</a> .
Context ID comparators	0	See bits[27:24] <a href="#">TRCIDR4, ID Register 4</a> .
Single-Shot comparator controls	1	The single-shot comparators are only sensitive to the processor comparator inputs. See bits [23:20] in <a href="#">TRCIDR4, ID Register 4</a> .
Counters	1	This indicates reduced function counter implementation. See bits[30:28] of the <a href="#">TRCIDR5, ID Register 5</a> .
Trace events supported	2	See bits[11:10] of the <a href="#">TRCIDR0, ID Register 0</a> .
Cycle counter size	12 bits	See bits[28:25] of the <a href="#">TRCIDR2, ID Register 2</a> .
Sequencer	0	See bits[27:25] of the <a href="#">TRCIDR5, ID Register 5</a> .
Processor comparator inputs	2, 4, or 8	See bits[15:12] of the <a href="#">TRCIDR4, ID Register 4</a> .
External inputs	4+number of <i>Performance Monitor Unit</i> (PMU) events	See bits[8:0] of the <a href="#">TRCIDR5, ID Register 5</a> .
External outputs	2	-
External input selectors	4	See bits[11:9] of the <a href="#">TRCIDR5, ID Register 5</a> .
Resource selection pairs	2	See bits[19:16] of the <a href="#">TRCIDR4, ID Register 4</a> .
Instruction trace port size	8-bit	-
Instruction FIFO	64 bytes with 8-bit output	Uses <i>Advanced Trace Bus</i> (ATB).
Claim tag bits	4	-

The following table shows the optional features of the ETM architecture that ETM-M52 implements.

**Table 2-3: ETM-M52 implementation of optional features**

Feature	Implemented	Description
Commit mode	No	-
Configurable FIFO	No	-
Trace Start/Stop block	Yes	-
Branch broadcast tracing support	Yes	See bit[5] of the <a href="#">TRCIDR0, ID Register 0</a> .
Trace of conditional instructions	Yes	See bits[13:12] and bit[6] of the <a href="#">TRCIDR0, ID Register 0</a> .
Data trace	No	-
System error trace	Yes	-
Load and store instruction data trace	No	-
Low-power override	Yes	See bit[23] of the <a href="#">TRCIDR5, ID Register 5</a> .
Support for overflow avoidance	Yes	-
Cycle counting in instruction trace	Yes	See bit[7] of the <a href="#">TRCIDR0, ID Register 0</a> .
Data address comparison	No	ETM-M52 does not implement data address comparison.
OS Lock mechanism	No	The Cortex®-M52 processor does not implement OS Lock.
Secure non-invasive debug	Yes	The Cortex®-M52 processor implements optional Security Extensions.
Context ID tracing	No	See bits[9:5] of the <a href="#">TRCIDR2, ID Register 2</a> .
Trace output	Yes	Uses ATB.
Timestamp size	64-bit	See bits[28:24] of the <a href="#">TRCIDR0, ID Register 0</a> .
Memory mapped access to ETM-M52 registers	Yes	See the <i>Arm® Embedded Trace Macrocell Architecture Specification ETMv4</i> for more information about the access permissions behavior on register accesses for different states of ETM-M52.
External debugger access to ETM-M52 registers	Yes	
System instruction access to ETM-M52 registers	No	
Virtual Machine ID (VMID) comparator support	No	See bits[31:28] of the <a href="#">TRCIDR4, ID Register 4</a> .
Q-element filtering support	No	-
Q-element support	No	-
Reduced function counter	Yes	See bit [31] in <a href="#">TRCIDR5, ID Register 5</a> .
Return stack support	Yes	-
Stall control support	Yes	-
Software lock	No	-



Feature	Implemented	Description
Synchronization period support	Yes	Read-only support is provided
ATB trigger support	Yes	See bit[22] of the <a href="#">TRCIDR5, ID Register 5</a> .

## 2.4 Interfaces and configurable options

ETM-M52 has four main interfaces.

### ETM-M52 interfaces

The following table shows the main interfaces in ETM-M52.

**Table 2-4: ETM-M52 interfaces**

Interface	Description
Processor interface	This interface connects the Cortex®-M52 processor to ETM-M52. It has the following functions: <ul style="list-style-type: none"> <li>Tracking execution information from the processor.</li> <li>Decoding the control signals.</li> <li>Passing on the decoded information to the internal interfaces.</li> </ul>
AMBA® 4 ATB interface	This interface is the instruction ATB interface. This interface reads single bytes of packet information from the instruction FIFO and the information is sent over the interface.
AMBA® 4 APB interface	This interface is an interface to the APB that provides access to the programmable registers.
Production test interface	This interface contains the scan enable signal that is used in ETM-M52 production testing.

### Configurable options

ETM-M52 has no configurable options.

## 2.5 Design process

ETM-M52 is delivered as synthesizable RTL.

Before it can be used in a product, ETM-M52 must go through the design process described in the following table.

**Table 2-5: ETM-M52 design process**

Stage	Description
Implementation	For <i>Microcontroller Units</i> (MCUs), often a single design team integrates the processor and ETM-M52 before synthesizing the complete design. Alternatively, the team can synthesize the processor on its own or partially integrated, to produce a hard macrocell. Then, the same team or a separate team, integrates the hard macrocell into the design.
Integration	The integrator connects the implemented design into a <i>System on Chip</i> (SoC). This includes connecting it to a memory system and peripherals.

Stage	Description
Programming	This is the last stage in the process. The system programmer develops the software required to configure and initialize ETM-M52, and tests the required application software.

The operation of the final device depends on:

### Build configuration

The implementer chooses the options that affect how the RTL source files are pre-processed. These options usually include or exclude logic that affects one or more of the following:

- Area.
- Maximum frequency.
- Features of the resulting design.

### Configuration inputs

The integrator configures some of the ETM-M52 features by tying inputs to specific values. These configurations affect the start-up behavior before any software configuration is made. They can also limit the options available to the software.

### Software configuration

The programmer configures ETM-M52 by programming particular values into registers. These register values affect the ETM-M52 behavior.



Note

- This manual refers to **IMPLEMENTATION DEFINED** features that are applicable to build configuration options. Any reference to:
  - An included feature means that the appropriate build and pin configuration options are selected.
  - An enabled feature means one that has also been configured by software.
- Each stage of the process:
  - Can be performed by a different party.
  - Can include implementation and integration choices that affect the ETM-M52 behavior and features.

## 2.6 Documentation

ETM-M52 documentation is as follows:

### Technical Reference Manual

The *Technical Reference Manual* (TRM) describes the functionality and the effects of functional options on the ETM-M52 behavior. It is required at all stages of the design flow. Some behavior described in the TRM might not be relevant because of the way that ETM-M52 is implemented and integrated.

## Integration and Implementation Manual

For both the processor and ETM-M52, the *Arm China Cortex®-M52 Processor Integration and Implementation Manual* (IIM) describes:

- The available build configuration options and related issues in selecting them.
- How to configure the *Register Transfer Level* (RTL) with the build configuration options.
- How to integrate the processor into a *System on Chip* (SoC). This includes a description of the pins that the integrator must tie off to configure the macrocell for the required integration.
- The processes to sign off the integration and implementation of the design.

The Arm product deliverables include reference scripts and information about using them to implement your design.

Reference methodology documentation from your EDA tools vendor complements the IIM.

The IIM is a confidential document that is only available to licensees.

## 2.7 Product revisions

The following product revisions have been released.

<b>r0p0</b>	First beta release for r0p0; first limited access release for r0p0
<b>r0p1</b>	First early access release for r0p1
<b>r0p2</b>	First release for r0p2

## 3. Functional description


This chapter describes the ETM-M52 functional features and operation.

### 3.1 Cortex®-M52 ETM-M52 functional blocks

ETM-M52 is a CoreSight™ component and an integral part of the Arm real-time debug solution, Arm Development Studio. ETM-M52 performs real-time instruction tracing based on the ETM version 4.5 architecture.

The following figure shows the main functional blocks of ETM-M52.

**Figure 3-1: ETM-M52 block diagram**



The following table describes the ETM-M52 functional blocks.

**Table 3-1: ETM-M52 functional blocks**

Functional block	Description
Processor interface	The processor interface from ETM-M52 connects to the Cortex®-M52 processor. It has the following functions: <ul style="list-style-type: none"> <li>Tracking execution information from the processor.</li> <li>Decoding the control signals.</li> <li>Passing on the decoded information to the internal interfaces.</li> </ul>
Resources and filtering logic	These blocks contain resources which are programmed by trace software to trigger and filter the trace information. They start and stop trace generation, depending on the conditions that have been set.
AMBA® 4 APB interface	This is an interface to the APB that provides access to the programmable registers.

Functional block	Description
Instruction trace generator	This block generates the trace packets that are a compressed form of the instruction execution information provided by the Cortex®-M52 processor. The trace packets are then passed to the instruction FIFO.
Instruction FIFO	This block buffers bursts of trace packets. There is one FIFO provided for the instruction trace stream.
AMBA® 4 ATB interface	This is the instruction ATB interface. This interface reads single bytes of packet information from the instruction FIFO and the information is sent over the interface.
Global timestamping	ETM-M52 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling and correlation of the trace source. Arm recommends that the timestamp counter is no slower than 10% of the maximum processor clock frequency.

## 3.2 External input and output connections

The following table shows the external input connections. These inputs can be selected using the external input selectors controlled by TRCEXTINSEL.

For more information, see [TRCEXTINSEL, External Input Select Register](#).

**Table 3-2: External input connections**

External input bits	Description
[3:0]	CTI
[3+N:4] where N is the number of PMU events	PMU events

The following table shows the ETM-M52 external input and output bit connections to the *Cross Trigger Interface* (CTI).

**Table 3-3: CTI connections**

ETM-M52 external input and output bits	CTI input
ETM external input bits [3:0]	CTI output bits [7:4]
ETM external output bits [1:0]	CTI input bits [5:4]

The following table shows the ETM-M52 external input and output bit connections to the *Performance Monitoring Unit* (PMU).

**Table 3-4: PMU events**

Event number	Event mnemonic	External input bit	Event name
0x0000	SW_INCR	4	Instruction architecturally executed, condition code check pass, software increment
0x0001	L1I_CACHE_REFILL	5	L1 instruction cache linefill
0x0003	L1D_CACHE_REFILL	6	L1 data cache linefill
0x0004	L1D_CACHE	7	L1 data cache access

Event number	Event mnemonic	External input bit	Event name
0x0006	LD_RETIRED	8	Instruction architecturally executed, condition code check pass, load
0x0007	ST_RETIRED	9	Instruction architecturally executed, condition code check pass, store
0x0008	INST_RETIRED	10	Instruction architecturally executed.
0x0009	EXC_TAKEN	11	Exception taken.
0x000A	EXC_RETURN	12	Instruction architecturally executed, condition code check pass, exception return.
0x000C	PC_WRITE_RETIRED	13	Instruction architecturally executed, condition code check pass, software change of the PC.
0x000D	BR_IMMED_RETIRED	14	Instruction architecturally executed, immediate branch.
0x000E	BR_RETURN_RETIRED	15	Instruction architecturally executed, condition code check pass, procedure return.
0x000F	UNALIGNED_LDST_RETIRED	16	Instruction architecturally executed, condition code check pass, unaligned load or store.
0x0010	BR_MIS_PRED	17	Mispredicted or not predicted branch speculatively executed
0x0011	CPU_CYCLES	18	Cycle.
0x0012	BR_PRED	19	Predictable branch speculatively executed
0x0013	MEM_ACCESS	20	Data memory access.
0x0014	L1I_CACHE	21	L1 instruction cache access.
0x0015	L1D_CACHE_WB	22	L1 data cache write-back
0x0019	BUS_ACCESS	23	Any beat access to the M-AXI read interface, M-AXI write interface and any access to P-AHB interface
0x001A	MEMORY_ERROR	24	ECC error for TCMs and caches.
0x001D	BUS_CYCLES	25	Counts the number of cycles on which the M-AXI interface is clocked.
0x001E	CHAIN	26	For an odd-numbered counter, increments when an overflow occurs on the preceding even-numbered counter on the same PE.
0x0021	BR_RETIRED	27	Instruction architecturally executed, branch.
0x0022	BR_MIS_PRED_RETIRED	28	Instruction architecturally executed, mispredicted branch.
0x0023	STALL_FRONTEND	29	If there are no instructions available from the fetch stage of the processor pipeline, the processor considers the front-end of the processor pipeline as being stalled.
0x0024	STALL_BACKEND	30	If there is an instruction available from the fetch stage of the pipeline but it cannot be accepted by the decode stage of the processor pipeline, the processor considers the back-end of the processor pipeline as being stalled.
0x0036	LL_CACHE_RD	31	L1 data cache read. For the Cortex®-M52 processor, this event is the same as L1D_CACHE_RD.
0x0037	LL_CACHE_MISS_RD	32	L1 data cache read miss. For the Cortex®-M52 processor, this event is the same as L1D_CACHE_MISS_RD.

Event number	Event mnemonic	External input bit	Event name
0x0039	L1D_CACHE_MISS_RD	33	L1 data cache read miss. For the Cortex®-M52 processor, this event is the same as LL_CACHE_MISS_RD.
0x003C	STALL	34	No operation sent for execution.
0x0040	L1D_CACHE_RD	35	L1 data cache read. For the Cortex®-M52 processor, this event is the same as LL_CACHE_RD.
0x0100	LE_RETIRED	36	Loop end instruction architecturally executed, entry registered in the LO_BRANCH_INFO cache.
0x0104	BF_RETIRED	37	Tied LOW.
0x0108	LE_CANCEL	38	LO_BRANCH_INFO cache containing a valid loop entry cleared while not in the last iteration of the loop.
0x0109	BF_CANCEL	39	Tied LOW.
0x0114	SE_CALL_S	40	Call to secure function, resulting in security state change.
0x0115	SE_CALL_NS	41	Call to Non-secure function, resulting in security state change
0x0200	MVE_INST_RETIRED	42	<i>M-profile Vector Extension</i> (MVE) instruction architecturally executed
0x0204	MVE_FP_RETIRED	43	MVE floating-point instruction architecturally executed.
0x0208	MVE_FP_HP_RETIRED	44	MVE half-precision floating-point instruction architecturally executed
0x020C	MVE_FP_SP_RETIRED	45	MVE single-precision floating-point instruction architecturally executed
0x0214	MVE_FP_MAC_RETIRED	46	MVE floating-point multiply or multiply accumulate instruction architecturally executed
0x0224	MVE_INT_RETIRED	47	MVE integer instruction architecturally executed
0x0228	MVE_INT_MAC_RETIRED	48	MVE integer multiply or multiply-accumulate instruction architecturally executed
0x0238	MVE_LDST_RETIRED	49	MVE load or store instruction architecturally executed
0x023C	MVE_LD_RETIRED	50	MVE load instruction architecturally executed
0x0240	MVE_ST_RETIRED	51	MVE store instruction architecturally executed
0x0244	MVE_LDST_CONTIG_RETIRED	52	MVE contiguous load or store instruction architecturally executed
0x0248	MVE_LD_CONTIG_RETIRED	53	MVE contiguous load instruction architecturally executed
0x024C	MVE_ST_CONTIG_RETIRED	54	MVE contiguous store instruction architecturally executed
0x0250	MVE_LDST_NONCONTIG_RETIRED	55	MVE non-contiguous load or store instruction architecturally executed
0x0254	MVE_LD_NONCONTIG_RETIRED	56	MVE non-contiguous load instruction architecturally executed
0x0258	MVE_ST_NONCONTIG_RETIRED	57	MVE non-contiguous store instruction architecturally executed
0x025C	MVE_LDST_MULTI_RETIRED	58	MVE memory instruction targeting multiple registers architecturally executed
0x0260	MVE_LD_MULTI_RETIRED	59	MVE memory load instruction targeting multiple registers architecturally executed
0x0264	MVE_ST_MULTI_RETIRED	60	MVE memory store instruction targeting multiple registers architecturally executed

Event number	Event mnemonic	External input bit	Event name
0x028C	MVE_LDST_UNALIGNED_RETIRED	61	MVE unaligned memory load or store instruction architecturally executed
0x0290	MVE_LD_UNALIGNED_RETIRED	62	MVE unaligned load instruction architecturally executed
0x0294	MVE_ST_UNALIGNED_RETIRED	63	MVE unaligned store instruction architecturally executed
0x0298	MVE_LDST_UNALIGNED_NONCONTIG_RETIRED	64	MVE unaligned non-contiguous load or store instruction architecturally executed
0x02A0	MVE_VREDUCE_RETIRED	65	MVE vector reduction instruction architecturally executed
0x02A4	MVE_VREDUCE_FP_RETIRED	66	MVE floating-point vector reduction instruction architecturally executed
0x02A8	MVE_VREDUCE_INT_RETIRED	67	MVE integer vector reduction instruction architecturally executed
0x02B8	MVE_PRED	68	Cycles where one or more predicated beats architecturally executed
0x02CC	MVE_STALL	69	Stall cycles caused by an MVE instruction
0x02CD	MVE_STALL_RESOURCE	70	Stall cycles caused by an MVE instruction because of resource conflicts
0x02CE	MVE_STALL_RESOURCE_MEM	71	resource conflicts
0x02CF	MVE_STALL_RESOURCE_FP	72	Stall cycles caused by an MVE instruction because of floating-point resource conflicts
0x02D0	MVE_STALL_RESOURCE_INT	73	Stall cycles caused by an MVE instruction because of integer resource conflicts
0x02D3	MVE_STALL_BREAK	74	Stall cycles caused by an MVE chain break
0x02D4	MVE_STALL_DEPENDENCY	75	Stall cycles caused by MVE register dependency
0x4007	ITCM_ACCESS	76	<i>Instruction Tightly Coupled Memory</i> (ITCM) access
0x4008	DTCM_ACCESS	77	<i>Data Tightly Coupled Memory</i> (DTCM) access
0x4010	TRCEXTOUT0	78	<i>Embedded Trace Macrocell</i> (ETM) external output 0
0x4011	TRCEXTOUT1	79	ETM external output 1
0x4012	TRCEXTOUT2	80	ETM external output 2
0x4013	TRCEXTOUT3	81	ETM external output 3
0x4018	CTI_TRIGOUT4	82	<i>Cross Trigger Interface</i> (CTI) output trigger 4
0x4019	CTI_TRIGOUT5	83	CTI output trigger 5
0x401A	CTI_TRIGOUT6	84	CTI output trigger 6
0x401B	CTI_TRIGOUT7	85	CTI output trigger 7
0xC000	ECC_ERR	86	One or more <i>Error Correcting Code</i> (ECC) errors detected
0xC001	ECC_ERR_MBIT	87	One or more multi-bit ECC errors detected
0xC010	ECC_ERR_DCACHE	88	One or more ECC errors in the data cache
0xC011	ECC_ERR_ICACHE	89	One or more ECC errors in the instruction cache
0xC012	ECC_ERR_MBIT_DCACHE	90	One or more multi-bit ECC errors in the data cache
0xC013	ECC_ERR_MBIT_ICACHE	91	One or more multi-bit ECC errors in the instruction cache
0xC020	ECC_ERR_DTCM	92	One or more ECC errors in the DTCM
0xC021	ECC_ERR_ITCM	93	One or more ECC errors in the ITCM
0xC022	ECC_ERR_MBIT_DTCM	94	One or more multi-bit ECC errors in the DTCM



Event number	Event mnemonic	External input bit	Event name
0xC023	ECC_ERR_MBIT_ITCM	95	One or more multi-bit ECC errors in the ITCM
0xC200	NWAMODE_ENTER	96	No-write allocate mode entry
0xC201	NWAMODE	97	Write-Allocate store is not allocated into the data cache due to no-write-allocate mode
0xC300	SAHB_ACCESS	98	Read or write access on the TCM-AHB interface to the TCM
0xC301	PAHB_ACCESS	99	Read or write access to the P-AHB write interface
0xC302	AXI_WRITE_ACCESS	100	M-AXI configuration: A beat access to the M-AXI write interface  M-AHB configuration: A beat write access to the SYS-AHB interface
0xC303	AXI_READ_ACCESS	101	M-AXI configuration: A beat access to the M-AXI read interface  M-AHB configuration: A beat read access to the SYS-AHB interface
0xC400	DOSTIMEOUT_DOUBLE	102	Denial of Service timeout has fired twice and caused buffers to drain to allow forward progress
0xC401	DOSTIMEOUT_TRIPLE	103	Denial of Service timeout has fired three times and blocked the LSU to force forward progress
0xC402	CDE_INST_RETIRED	104	CDE instruction architecturally executed
0xC404	CDE_CX1_INST_RETIRED	105	CDE CX1 instruction architecturally executed
0xC406	CDE_CX2_INST_RETIRED	106	CDE CX2 instruction architecturally executed
0xC408	CDE_CX3_INST_RETIRED	107	CDE CX3 instruction architecturally executed
0xC40A	CDE_VCX1_INST_RETIRED	108	CDE VCX1 instruction architecturally executed
0xC40C	CDE_VCX2_INST_RETIRED	109	CDE VCX2 instruction architecturally executed
0xC40E	CDE_VCX3_INST_RETIRED	110	CDE VCX3 instruction architecturally executed
0xC410	CDE_VCX1_VEC_INST_RETIRED	111	CDE VCX1 Vector instruction architecturally executed
0xC412	CDE_VCX2_VEC_INST_RETIRED	112	CDE VCX2 Vector instruction architecturally executed
0xC414	CDE_VCX3_VEC_INST_RETIRED	113	CDE VCX3 Vector instruction architecturally executed
0xC416	CDE_PRED	114	Cycles where one or more predicated beats of a CDE instruction architecturally executed
0xC417	CDE_STALL	115	Stall cycles caused by a CDE instruction
0xC418	CDE_STALL_RESOURCE	116	Stall cycles caused by a CDE instruction because of resource conflicts This event is equivalent to MVE_STALL_RESOURCE but for CDE instructions.
0xC419	CDE_STALL_DEPENDENCY	117	Stall cycles caused by a CDE register dependency. This event is equivalent to MVE_STALL_DEPENDENCY but for CDE instructions.
0xC41A	CDE_STALL_CUSTOM	118	Stall cycles caused by a CDE instruction are generated by the custom hardware.
0xC41B	CDE_STALL_OTHER	119	Stall cycles caused by a CDE instruction are not covered by the other counters.

Event number	Event mnemonic	External input bit	Event name
0xC420	COD_AHB_WRITE_ACCESS	120	M-AXI configuration: Reserved as zero M-AHB configuration: A Write beat transfer on Code-AHB
0xC421	COD_AHB_READ_ACCESS	121	M-AXI configuration: Reserved as zero M-AHB configuration: A Read beat transfer on Code-AHB

## 3.3 Operation

The ETM-M52 has **IMPLEMENTATION DEFINED** operations.

For information on the operation, see the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4*.

### 3.3.1 ETM-M52 registers

There are two groups of ETM-M52 registers:

- Registers that are completely defined by the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4*.
- Registers that are partly **IMPLEMENTATION DEFINED**.

### 3.3.2 Precise ViewInst events

The only condition that ensures ViewInst is precise is that the enabling event condition is TRUE.

For more information, see the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4*.

### 3.3.3 Parallel instruction execution

The Cortex®-M52 processor supports parallel instruction execution. This means that ETM-M52 is capable of tracing two instructions per cycle.

If ViewInst is active in a cycle when two instructions are executed, then both instructions are traced.

### 3.3.4 Trace features

The ETM-M52 implements the following optional ETMv4.5 trace features:

- Cycle-counting
- Timestamping
- Branch broadcasting
- Conditional instruction tracing

See the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4* for descriptions of these features.

### 3.3.5 Packet formats

The packet formats that the ETM-M52 instruction trace interface supports.

The ETM-M52 instruction trace interface does not support the following trace packet types:

- Speculation resolution packets are not supported.
- Q instruction trace packets are not supported.

ETM-M52 supports conditional tracing, but does not trace APSR condition flag values. See the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4* for the trace packet format descriptions.

### 3.3.6 Resource selection

The ETM-M52 uses event selectors to control resources.

The ETM-M52 has the following resources:

- Reduced function counter
- *Data Watchpoint and Trace* (DWT) processor comparators
- Single shot comparator
- External inputs

The ETM-M52 generates the following events:

- Trace events, triggers, and markers in the trace stream
- Timestamp event
- ViewInst event

An event selector is configured to be sensitive to a resource selector pair, and one resource selector pair can control more than one event selector. The event selectors for Cortex®-M52 are located in the following registers:

- Event Control 0 Register, TRCEVENTCTL0R
- Global Timestamp Control Register, TRCTSCTLR
- ViewInst Main Control Register, TRCVICTLR

The ETM-M52 provides:

- A fixed resource selector pair, registers TRCRSCTLR0 and TRCRSCTLR1 with static values of 0 = FALSE and 1 = TRUE, respectively
- A configurable resource selector pair, registers TRCRSCTLR2 and TRCRSCTLR3

A resource selector pair enables up to two resource groups to be selected, and enables one or more resources to be selected in each group. If more than one resource is selected, the outputs of the selected resources are OR-gated. See the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4* for more information.


The following table shows the resources that can be selected for the instruction trace.

**Table 3-5: Instruction trace resource selection**

Group	Select	Resource
0b0000	Bits 0-3	External input selectors 0-3  When select bit N is set, then the resource selector is sensitive to external input selector N.
0b0001	Bits 0-7	When select bit N is set, the resource selector is sensitive to processor comparator input N.
0b0010	0	Counter at zero 0
0b0011	0	Single-Shot Comparator control 0
0b0100-0b1111	0-15	Reserved

The following figure shows the steps necessary to use a single-shot comparator to generate a trigger event and an *Advanced Trace Bus* (ATB) trigger. This example uses the user-configurable resource selector 2.

**Figure 3-2: Trigger event resource selection**



The DWT unit controls the processor comparator inputs.

The ETM-M52 single-shot and start-stop logic might not reliably trigger when DWT comparators are programmed for comparisons other than instruction address comparison.

### 3.3.7 Trace flush behavior

Events that ETM-M52 observes can be confirmed to have reached the trace bus output by using the ATB flush protocol.

The ETM-M52 internally flushes instruction trace whenever the flush request is seen. When the processor enters a low-power state, this also causes instruction trace to be output from the ETM-M52.

### 3.3.8 Low-power state behavior

When the processor enters a low-power state, there is a delay before the resources in the ETM-M52 become inactive.

This delay permits the last instruction executed to trigger a comparator or update the counter, and the resulting event packet to be inserted in the specified trace stream. This event packet is presented on the trace bus before the ETM-M52 enters a low-power state.

If an event packet is generated for a different reason, it is not guaranteed to be output before the ETM-M52 enters a low-power state, but is traced when the processor leaves the low-power state. Reset the ETM-M52 logic before this can occur.

This low-power behavior can be disabled using TRCEVENTCTL1R.LPOVERRIDE bit. For more information on TRCEVENTCTL1R, see [TRCEVENTCTL1R, Event Control 1 Register](#). In this case, the ETM-M52 resources remain active.

### 3.3.9 Cycle counter

The ETM-M52 uses a 12-bit cycle counter.

The cycle counter does not count when non-invasive debug is disabled or when ETM-M52 is in a low-power state.

### 3.3.10 Event tracing and triggers

Instruction event packets can be inserted in the instruction trace stream on every cycle. If events are traced continuously on every cycle the instruction FIFO is unable to drain because the rate at which the events enter the FIFO is the same as the rate at which events leave the FIFO. Therefore, the instruction FIFO overflows.

When used with the optimized Cortex®-M52 TPIU, *Advanced Trace Bus* (ATB) triggers must not be enabled, TRCEVENTCTL1R.ATB must be set to 0. For more information on TRCEVENTCTL1R, see [TRCEVENTCTL1R, Event Control 1 Register](#).

## 4. Programmers model

This chapter describes the mechanisms for programming the registers used to set up the trace and triggering facilities of the macrocell. The programmers model enables you to use the ETM-M52 registers to control the macrocell.

### 4.1 Modes of operation and execution

This section describes how to control and program the ETM and its registers.

#### 4.1.1 Controlling ETM-M52 programming

When programming the ETM-M52 registers, you must enable all the changes at the same time.


For example, if the counter is reprogrammed, it might start to count based on incorrect events, before the trigger condition has been correctly set up.

To disable instruction trace operations during programming, use:

- The trace program enable bit in the Programming Control Register, TRCPRGCTLR.
- The Status Register, TRCSTATR, to indicate the ETM-M52 status.

The following figure shows the procedure to use.

**Figure 4-1: Programming ETM registers**



The Cortex®-M52 processor does not have to be in debug state while you program the ETM-M52 registers.

To access the ETM registers, use the external *Advanced Peripheral Bus* (APB) interface. This provides a direct method of programming the ETM.

## 5. ETM-M52 register descriptions

This chapter describes the ETM-M52 registers.

### 5.1 Register summary

All ETM-M52 registers are 32 bits wide.



Registers not listed in the following table and not described in this document are not implemented. Reading a non-implemented register address returns zero. Writing to a non-implemented register address has no effect.

The following table:

- Lists the ETM-M52 registers in numerical order and describes each register.
- Includes additional information about each register:
  - The base offset address of the register. The base offset of a register is always four times its register number. For information on the base address of the registers, see *Arm®v8-M Architecture Reference Manual*.
  - The register access type.
  - Additional information about the implementation of the register, where appropriate.

**Table 5-1: ETM-M52 register summary**

Register number	Base offset	Name	Type	Reset value	Description
1	0x004	TRCPRGCTLR	RW	0x00000000	TRCPRGCTLR, Programming Control Register
3	0x00C	TRCSTATR	RO	UNKNOWN	TRCSTATR, Status Register
4	0x010	TRCCONFIGR	RW	UNKNOWN	TRCCONFIGR, Trace Configuration Register
6	0x018	TRCAUXCTLR	RW	0x00000000	Auxiliary Control Register.
8	0x020	TRCEVENTCTL0R	RW	UNKNOWN	TRCEVENTCTL0R, Event Control 0 Register
9	0x024	TRCEVENTCTL1R	RW	UNKNOWN	TRCEVENTCTL1R, Event Control 1 Register
11	0x02C	TRCSTALLCTLR	RW	UNKNOWN	TRCSTALLCTLR, Stall Control Register
12	0x030	TRCTSCTLR	RW	UNKNOWN	TRCTSCTLR, Global Timestamp Control Register
13	0x034	TRCSYNCPR	RO	0x0000000A	TRCSYNCPR, Synchronization Period Register
14	0x038	TRCCCCTLR	RW	UNKNOWN	TRCCCCTLR, Cycle Count Control Register
16	0x040	TRCTRACEIDR	RW	UNKNOWN	TRCTRACEIDR, Trace ID Register
32	0x080	TRCVICTLR	RW	UNKNOWN	TRCVICTLR, ViewInst Main Control Register
35	0x08C	TRCVIPCSSCTLR	RW	UNKNOWN	TRCVICTLR, ViewInst Main Control Register
72	0x120	TRCEXTINSELR	RW	UNKNOWN	TRCEXTINSELR, External Input Select Register
80	0x140	TRCCNTRLDVRO	RW	UNKNOWN	TRCCNTRLDVRO, Counter Reload Value Register 0



Register number	Base offset	Name	Type	Reset value	Description
96	0x180	TRCIDR8	RO	0x00000000	TRCIDR8, ID Register 8
97	0x184	TRCIDR9	RO	0x00000000	TRCIDR9, ID Register 9
98	0x188	TRCIDR10	RO	0x00000000	TRCIDR10, ID Register 10
99	0x18C	TRCIDR11	RO	0x00000000	TRCIDR11, ID Register 11
100	0x190	TRCIDR12	RO	0x00000001	TRCIDR12, ID Register 12
101	0x194	TRCIDR13	RO	0x00000000	TRCIDR13, ID Register 13
112	0x1C0	TRCIMSPECO	RW	0x00000000	Implementation specific Register 0. There are not <b>IMPLEMENTATION SPECIFIC</b> extensions supported, and this register is not implemented.
120	0x1E0	TRCIDR0	RO	0x280006E1	TRCIDR0, ID Register 0
121	0x1E4	TRCIDR1	RO	0x4100F454	TRCIDR1, ID Register 1
122	0x1E8	TRCIDR2	RO	0x00000004	TRCIDR2, ID Register 2
123	0x1EC	TRCIDR3	RO	0x0F090004	TRCIDR3, ID Register 3
124	0x1F0	TRCIDR4	RO	- <b>Note:</b> 0x00118000: For 8 comparator configuration  0x00114000# For 4 comparator configuration  0x00112000: For 2 comparator configuration	TRCIDR4, ID Register 4
125	0x1F4	TRCIDR5	RO	0x90C70004	TRCIDR5, ID Register 5
126	0x1F8	TRCIDR6	-	UNKNOWN	Reserved, RES0
127	0x1FC	TRCIDR7	-	UNKNOWN	Reserved, RES0
130-131	0x208 - 0x20C	TRCRSCTLR2-3	RW	UNKNOWN	TRCRSCTLRn, Resource Selection Registers 2-3
160	0x280	TRCSSCCRO	RW	UNKNOWN	TRCSSCCRO, Single-shot Comparator Control Register 0
168	0x2A0	TRCSSCSRO	RW	UNKNOWN	TRCSSCSRO, Single-shot Comparator Status Register 0
176	0x2C0	TRCSSPCICRO	RW	UNKNOWN	TRCSSPCICRO, Single-shot Processor Comparator Input Control Register 0
196	0x310	TRCPDCR	RW	0x00000000	TRCPDCR, Power Down Control Register
197	0x314	TRCPDSR	RO	0x00000003	TRCPDSR, Power Down Status Register
953	0xEE4	TRCITATBIDR	WO	UNKNOWN	TRCITATBIDR, Integration ATB Identification Register
955	0xEEC	TRCITIDATAR	WO	UNKNOWN	TRCITIDATAR, Integration Data Register
957	0xEF4	TRCITIATBINR	RO	UNKNOWN	TRCITIATBINR, Integration Instruction ATB In Register
959	0xEFC	TRCITIATBOUTr	WO	UNKNOWN	TRCITIATBOUTr, Integration Instruction ATB Out Register

Register number	Base offset	Name	Type	Reset value	Description
960	0xF00	TRCITCTRL	RW	0x00000000	TRCCIDR0-3, Component Identification Registers TRCITCTRL, Integration Mode Control Register
1000	0xFA0	TRCCLAIMSET	RW	0x0000000F	TRCCLAIMSET, Claim Tag Set Register
1001	0xFA4	TRCCLAIMCLR	RW	0x00000000	TRCCLAIMCLR, Claim Tag Clear Register
1006	0xFB8	TRCAUTHSTATUS	RO	UNKNOWN	TRCAUTHSTATUS, Authentication Status Register
1007	0xFBC	TRCDEVARCH	RO	0x47754A13	TRCDEVARCH, Device Architecture Register
1010	0xFC8	TRCDEVID	RO	0x00000000	TRCDEVID, Device ID Register
1011	0xFCC	TRCDEVTYPE	RO	0x00000013	TRCDEVTYPE, Device Type Register
1012-1019	0xFD0 - 0xFEC	TRCPIDR0-7	RO	-	TRCPIDR0-7, Peripheral Identification Registers
1020-1023	0xFF0 - 0xFFC	TRCCIDR0-3	RO	-	TRCCIDR0-3, Component Identification Registers

In [ETM-M52 register summary](#):



- The Reset value column shows the value of the register immediately after an ETM-M52 reset. For read only registers, every read of the register returns this value.
- Access type is described as follows:

<b>RW</b>	Read and write.
<b>RO</b>	Read only.
<b>WO</b>	Write only.

## 5.2 TRCPRGCTLR, Programming Control Register

The TRCPRGCTLR enables ETM-M52.

### Usage constraints

See [Controlling ETM-M52 programming](#).

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCPRGCTLR bit assignments.

Figure 5-1: TRCPRGCTLR bit assignments



The following table shows the TRCPRGCTLR bit assignments.

Table 5-2: TRCPRGCTLR bit assignments

Bits	Name	Function
[31:1]	-	RES0.
[0]	EN	ETM-M52 enable bit:  0 ETM-M52 is disabled. 1 ETM-M52 is enabled.

5.3 TRCSTATR, Status Register

The TRCSTATR indicates the ETM-M52 status.

Usage constraints

There are no usage constraints.

Configurations


Available in all configurations.

Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCSTATR bit assignments.

Figure 5-2: TRCSTATR bit assignments



The following table shows the TRCSTATR bit assignments.

**Table 5-3: TRCSTATR bit assignments**

Bits	Name	Function
[31:2]	-	RES0.
[1]	PMSTABLE	Indicates whether the ETM-M52 registers are stable and can be read:  <b>0</b> The programmers model is not stable. <b>1</b> The programmers model is stable.
[0]	IDLE	Indicates whether ETM-M52 is inactive:  <b>0</b> ETM-M52 is not idle. <b>1</b> ETM-M52 is idle.  When the IDLE bit is set to 1: <ul style="list-style-type: none"> <li>ETM-M52 is drained of any trace.</li> <li>Except for the programming interfaces, all external interfaces on ETM-M52 are quiescent.</li> </ul>

## 5.4 TRCCONFIGR, Trace Configuration Register

The TRCCONFIGR sets the basic tracing options for the ETM-M52.

### Usage constraints

This register must always be programmed as part of ETM-M52 initialization.  
Only accepts writes when ETM-M52 is disabled.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCCONFIGR bit assignments.

**Figure 5-3: TRCCONFIGR bit assignments**



The following table shows the TRCCONFIGR bit assignments.

**Table 5-4: TRCCONFIGR bit assignments**

Bits	Name	Function
[31:13]	-	RES0.
[12]	RS	Return stack enable:  <b>0</b> Return stack disabled. <b>1</b> Return stack enabled.
[11]	TS	Global timestamp tracing:  <b>0</b> Global timestamp tracing disabled. <b>1</b> Global timestamp tracing enabled.  For more global timestamp tracing options, see <a href="#">TRCTSCTLR, Global Timestamp Control Register</a> .
[10:8]	COND	Conditional instruction tracing. The supported values are:  <b>0b000</b> Conditional instruction tracing is disabled. <b>0b001</b> Conditional load instructions are traced. <b>0b010</b> Conditional store instructions are traced. <b>0b011</b> Conditional load and store instructions are traced. <b>0b111</b> All conditional instructions are traced.  All other values are Reserved.
[7]	VMID	RES0.
[6]	CID	RES0.
[5]	-	RES0.
[4]	CCI	Cycle counting in instruction trace:  <b>0</b> Cycle counting in instruction trace disabled. <b>1</b> Cycle counting in instruction trace enabled.  For more cycle counting options, see <a href="#">TRCCCCTLR, Cycle Count Control Register</a> .
[3]	BB	Branch broadcast mode:  <b>0</b> Branch broadcast mode disabled. <b>1</b> Branch broadcast mode enabled.
[2:1]	INSTP0	RES0
[0]	-	RES1

## 5.5 TRCEVENTCTLOR, Event Control 0 Register

The TRCEVENTCTLOR controls the tracing of arbitrary events. The events also drive the ETM-M52 external outputs.

### Usage constraints

This register must always be programmed as part of ETM-M52 initialization.

Only accepts writes when ETM-M52 is disabled.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCEVENTCTL0R bit assignments.

**Figure 5-4: TRCEVENTCTL0R bit assignments**



The following table shows the TRCEVENTCTL0R bit assignments.

**Table 5-5: TRCEVENTCTL0R bit assignments**

Bits	Name	Function
[31:16]	~	RES0.
[15:8]	EVENT1	Event selector 1.
[7:0]	EVENT0	Event selector 0.

## 5.6 TRCEVENTCTL1R, Event Control 1 Register

The TRCEVENTCTL1R controls the events selected by TRCEVENTCTL0R.

See [TRCEVENTCTL0R, Event Control 0 Register](#).

### Usage constraints

This register must always be programmed as part of ETM-M52 initialization.  
Only accepts writes when ETM-M52 is disabled.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCEVENTCTL1R bit assignments.

**Figure 5-5: TRCEVENTCTL1R bit assignments**



The following table shows the TRCEVENTCTL1R bit assignments.

**Table 5-6: TRCEVENTCTL1R bit assignments**

Bits	Name	Function
[31:13]	-	RES0.
[12]	LPOVERRIDE	Low power state behavior override:  <b>0</b> Low power state behavior unaffected. <b>1</b> Low power state behavior overridden. The resources and event trace generation are unaffected by entry to a low power state.
[11]	ATB	ATB trigger enable:  <b>0</b> ATB trigger disabled. <b>1</b> ATB trigger enabled.
[10:2]	-	RES0
[1:0]	INSTEN	One bit per event, to enable generation of an event element in the instruction trace stream when the selected event occurs:  <b>0</b> ETM-M52 does not generate an event element. <b>1</b> ETM-M52 generates an event element.

## 5.7 TRCSTALLCTLR, Stall Control Register

The TRCSTALLCTLR enables ETM-M52 to stall the processor to minimize the risk of overflow if the ETM-M52 FIFO goes over the programmed level.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

This register must always be programmed as part of ETM-M52 initialization.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCSTALLCTLR bit assignments.

**Figure 5-6: TRCSTALLCTLR bit assignments**



The following table shows the TRCSTALLCTLR bit assignments.

**Table 5-7: TRCSTALLCTLR bit assignments**

Bits	Name	Function
[31:9]	-	<b>RES0.</b>
[8]	ISTALL	<p>Stall processor based on instruction trace buffer space:</p> <p><b>0</b> ETM-M52 must not stall the processor.  <b>1</b> ETM-M52 can stall the processor.</p> <p>The LEVEL field controls the threshold at which the processor is stalled.</p>
[7:4]	-	<b>RES0.</b>
[3:0]	LEVEL	<p>Threshold at which stalling becomes active. This provides four levels. This level can be varied to optimize the level of invasion caused by stalling, balanced against the risk of a FIFO overflow:</p> <p><b>0b0000</b> Zero invasion. This setting has a greater risk of a FIFO overflow.  <b>0b0100</b> First level of invasion.  <b>0b1000</b> Second level of invasion.  <b>0b1100</b> Maximum invasion occurs, but there is less risk of a FIFO overflow.</p> <p><b>Note:</b>  Writes to bits[1:0] are ignored and these bits are always set to 0b00.</p> <p>When the value of this field is 0b0100 or higher, then ETM-M52 might suppress the generation of:</p> <ul style="list-style-type: none"> <li>Periodic synchronization in the instruction trace stream.</li> <li>Global timestamps in the instruction trace stream.</li> <li>Cycle counting in the instruction trace stream, although the cumulative cycle count remains correct.</li> </ul>

## 5.8 TRCTSCTLR, Global Timestamp Control Register

The TRCTSCTLR controls the insertion of global timestamps into the trace stream. A timestamp is always inserted into the instruction trace stream.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

This register must always be programmed as part of ETM-M52 initialization.



## Configurations


Available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCTSCTLR bit assignments.

**Figure 5-7: TRCTSCTLR bit assignments**



The following table shows the TRCTSCTLR bit assignments.

**Table 5-8: TRCTSCTLR bit assignments**

Bits	Name	Function
[31:8]	-	RES0
[7:0]	EVENT	An event selector. When the selected event is triggered, ETM-M52 inserts a global timestamp into the trace streams.  For more information on the trace unit event that is selected, see the <i>Arm® Embedded Trace Macrocell Architecture Specification ETMv4</i> . For more information on resource selection and event selectors, see <a href="#">Resource selection</a> .

## 5.9 TRCSYNCP, Synchronization Period Register

TRCSYNCP defines the number of bytes of trace between requests for trace synchronization. This specifies the period of trace synchronization of the trace streams.

### Usage constraints

The register is implemented as RO and the synchronization period, which is indicated by the PERIOD bit field, is 0b01010.

## Configurations

Available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCSYNCP bit assignments.





Only returns stable data when TRCSTATR.PMSTABLE is 1.

Must be programmed, particularly to set the value of the SSSTATUS bit, that sets the state of the start-stop logic.

## Configurations


Available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCVICTLR bit assignments.

**Figure 5-11: TRCVICTLR bit assignments**



The following table shows the TRCVICTLR bit assignments.

**Table 5-12: TRCVICTLR bit assignments**

Bits	Name	Function
[31:20]	-	<b>RES0</b>
[19:16]	EXLEVEL_S	In Secure state, each bit controls whether instruction tracing is enabled for the corresponding exception level: <ul style="list-style-type: none"> <li><b>0</b> ETM-M52 does not generate instruction trace, in Secure state, for exception level n.</li> <li><b>1</b> ETM-M52 generates instruction trace, in Secure state, for exception level n.</li> </ul> <p>The exception levels are:</p> <ul style="list-style-type: none"> <li><b>Bit[16]</b> Thread mode.</li> <li><b>Bit[17]</b> <b>RES0</b>.</li> <li><b>Bit[18]</b> <b>RES0</b>. EXLEVEL_S[2] is never implemented.</li> <li><b>Bit[19]</b> Handler mode.</li> </ul>
[15:12]	-	<b>RES0</b> .
[11]	TRCERR	Selects whether a system error exception must always be traced: <ul style="list-style-type: none"> <li><b>0</b> System error exception is traced only if the instruction or exception immediately before the system error exception is traced.</li> <li><b>1</b> System error exception is always traced, regardless of the value of ViewInst.</li> </ul>
[10]	TRCRESET	Selects whether a reset exception must always be traced: <ul style="list-style-type: none"> <li><b>0</b> Reset exception is traced only if the instruction or exception immediately before the reset exception is traced.</li> <li><b>1</b> Reset exception is always traced regardless of the value of ViewInst.</li> </ul>

Bits	Name	Function
[9]	SSSTATUS	Indicates the current status of the start/stop logic:  <div> <div>0</div> <div>Start/stop logic is in the stopped state.</div> </div> <div> <div>1</div> <div>Start/stop logic is in the started state.</div> </div>
[8]	-	RES0
[7:0]	EVENT	An event selector.  For more information on the trace unit event that is selected, see the <i>Arm® Embedded Trace Macrocell Architecture Specification ETMv4</i> . For more information on resource selection and event selectors, see <a href="#">Resource selection</a> .

## 5.13 TRCVIPCSSCTLR, ViewInst Start/Stop Processor Comparator Control Register

The TRCVIPCSSCTLR is used to set or read which processor comparator inputs can control the ViewInst start/stop logic.

### Usage constraints

- Only accepts writes when ETM-M52 is disabled.
- This register must be programmed.

### Configurations


- Available in all configurations.

### Attributes

- See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCVIPCSSCTLR bit assignments when there are two processor comparator inputs implemented for the *Data Watchpoint Trigger* (DWT). TRCIDR4.NUMPC is 0b0010. For more information on TRCIDR4, see [TRCIDR4, ID Register 4](#).

**Figure 5-12: TRCVIPCSSCTLR bit assignments for two processor comparator inputs**



The following table shows the TRCVIPCSSCTLR bit assignments for two processor comparator inputs.


**Table 5-13: TRCVIPCSSCTLR bit assignments for two processor comparator inputs**

Bits	Name	Function
[31:18]	-	RES0

Bits	Name	Function
[17:16]	STOP	Selects which processor comparator inputs are used with ViewInst start/stop control, for the purpose of stopping trace. Each bit represents a processor comparator input, so bit[m] controls the selection of processor comparator input m-16. If bit[m] is:  <b>0</b> The single processor comparator input m-16 is not selected as a stop resource. <b>1</b> The single processor comparator input m-16 is selected as a stop resource.
[15:2]	-	RES0.
[1:0]	START	Selects which processor comparator inputs are used with ViewInst start/stop control, for the purpose of starting trace. Each bit represents a processor comparator input, so bit[n] controls the selection of processor comparator. If bit[n] is:  <b>0</b> The single processor comparator input n is not selected as a start resource. <b>1</b> The single processor comparator input n is selected as a start resource.

The following figure shows the TRCVICTLR bit assignments when there are four processor comparator inputs implemented for the DWT. TRCIDR4.NUMPC is 0b0100. For more information on TRCIDR4, see [TRCIDR4, ID Register 4](#).

**Figure 5-13: TRCVIPCSSCTLR bit assignments for four processor comparator inputs**




The following table shows the TRCVIPCSSCTLR bit assignments for four processor comparator inputs.

**Table 5-14: TRCVIPCSSCTLR bit assignments for four processor comparator inputs**

Bits	Name	Function
[31:20]	-	RES0
[19:16]	STOP	Selects which processor comparator inputs are used with ViewInst start/stop control, for the purpose of stopping trace. Each bit represents a processor comparator input, so bit[m] controls the selection of processor comparator input m-16. If bit[m] is:  <b>0</b> The single processor comparator input m-16 is not selected as a stop resource. <b>1</b> The single processor comparator input m-16 is selected as a stop resource.
[15:4]	-	RES0.
[3:0]	START	Selects which processor comparator inputs are used with ViewInst start/stop control, for the purpose of starting trace. Each bit represents a processor comparator input, so bit[n] controls the selection of processor comparator. If bit[n] is:  <b>0</b> The single processor comparator input n is not selected as a start resource. <b>1</b> The single processor comparator input n is selected as a start resource.

The following figure shows the TRCVICTLR bit assignments when there are eight processor comparator inputs implemented for the DWT. TRCIDR4.NUMPC is 0b1000. For more information on TRCIDR4, see [TRCIDR4, ID Register 4](#).

**Figure 5-14: TRCVIPCSSCTLR bit assignments for eight processor comparator inputs**



The following table shows the TRCVIPCSSCTLR bit assignments for eight processor comparator inputs.

**Table 5-15: TRCVIPCSSCTLR bit assignments for eight processor comparator inputs**

Bits	Name	Function
[31:24]	-	RES0
[23:16]	STOP	<p>Selects which processor comparator inputs are used with ViewInst start/stop control, for the purpose of stopping trace. Each bit represents a processor comparator input, so bit[m] controls the selection of processor comparator input m-16. If bit[m] is:</p> <p><b>0</b> The single processor comparator input m-16 is not selected as a stop resource.</p> <p><b>1</b> The single processor comparator input m-16 is selected as a stop resource.</p>
[15:8]	-	RES0.
[7:0]	START	<p>Selects which processor comparator inputs are used with ViewInst start/stop control, for the purpose of starting trace. Each bit represents a processor comparator input, so bit[n] controls the selection of processor comparator. If bit[n] is:</p> <p><b>0</b> The single processor comparator input n is not selected as a start resource.</p> <p><b>1</b> The single processor comparator input n is selected as a start resource.</p>

## 5.14 TRCEXTINSELR, External Input Select Register

The TRCEXTINSELR is used to set or read which external inputs are resources to ETM-M52.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCEXTINSELR bit assignments.

**Figure 5-15: TRCEXTINSELR bit assignments for two processor comparator inputs**



The following table shows the TRCEXTINSELR bit assignments.

**Table 5-16: TRCEXTINSELR bit assignments**

Bits	Name	Function
[31:24]	SEL3	This field is a binary value, of up to 8 bits, that selects which external input is a resource for ETM-M52.
[23:16]	SEL2	This field is a binary value, of up to 8 bits, that selects which external input is a resource for ETM-M52.
[15:8]	SEL1	This field is a binary value, of up to 8 bits, that selects which external input is a resource for ETM-M52.
[7:0]	SEL0	This field is a binary value, of up to 8 bits, that selects which external input is a resource for ETM-M52.

## 5.15 TRCCNTRLDVR0, Counter Reload Value Register 0

The TRCCNTRLDVR0 register defines the reload value for the reduced function counter.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

The count value is only stable when TRCSTATR.PMSTABLE is 1.

If software uses counter 0, then it must write to this register to set the counter reload value.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCCNTRLDVR0 bit assignments.

**Figure 5-16: TRCCNTRLDVR0 bit assignments**



The following table shows the TRCCNTRLDVR0 bit assignments.



**Table 5-17: TRCCNTRLDVR0 bit assignments**

Bits	Value	Function
[31:16]	-	RES0.
[15:0]	VALUE	Defines the reload value for the counter. This value is loaded into the counter each time the reload event occurs.

## 5.16 TRCIDR0-13, ID Registers

This section describes the ETM-M52 ID registers.

### 5.16.1 TRCIDR0, ID Register 0

The TRCIDR0 indicates the tracing capabilities of the ETM-M52 instruction trace.

#### Usage constraints

This register is read-only.

#### Configurations


This register is available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR0 bit assignments.

**Figure 5-17: TRCIDR0 bit assignments**



The following table shows the TRCIDR0 bit assignments.

**Table 5-18: TRCIDR0 bit assignments**

Bits	Name	Function
[31:30]	-	RES0.

Bits	Name	Function
[29]	COMMOPT	Indicates the meaning of the commit field in some packets:  <b>1</b> Commit mode 1.
[28:24]	TSSIZE	Global timestamp size:  <b>0b01000</b> Maximum of 64-bit global timestamp implemented.
[23:20]	-	Reserved, <b>RES0</b> .
[19:18]	BF	Branch Future Support.  <b>0b00</b> Branch future not supported.
[17]	TRCEXDATA	Indicates support for the tracing of data transfers for exceptions and exception returns:  <b>0</b> TRCVDCTLR.TRCEXDATA is not implemented.
[16:15]	QSUPP	Indicates Q element support:  <b>0b00</b> Q elements not supported.
[14]	QFILT	<b>RES0</b> .
[13:12]	CONDTYPE	Indicates how conditional results are traced:  <b>0b00</b> ETM-M52 indicates only if a conditional instruction passes or fails its condition code check.
[11:10]	NUMEVENT	Number of events supported in the trace:  <b>0b01</b> Two events supported.
[9]	RETSTACK	Return stack support:  <b>1</b> Two entry return stack implemented.
[8]	-	<b>RES0</b> .
[7]	TRCCCI	Support for cycle counting in the instruction trace:  <b>1</b> Cycle counting in the instruction trace is implemented.
[6]	TRCCOND	Support for conditional instruction tracing:  <b>1</b> Conditional instruction tracing is implemented.
[5]	TRCBB	Support for branch broadcast tracing:  <b>1</b> Branch broadcast tracing is implemented.
[4:3]	TRCDATA	Support for tracing of data:  <b>0b00</b> Data tracing is not supported.
[2:1]	INSTPO	Support for tracing of load and store instructions as PO elements:  <b>0b00</b> Tracing of load and store instructions as PO elements is not supported.
[0]	-	<b>RES1</b>

## 5.16.2 TRCIDR1, ID Register 1

The TRCIDR1 indicates the ETM-M52 architecture.

### Usage constraints

This register is read-only.

### Configurations


This register is available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR1 bit assignments.

**Figure 5-18: TRCIDR1 bit assignments**



The following table shows the TRCIDR1 bit assignments.

**Table 5-19: TRCIDR1 bit assignments**

Bits	Name	Function
[31:24]	DESIGNER	Indicates the designer of the trace unit:  <b>0x63</b> Arm China
[23:16]	-	<b>RES0.</b>
[15:12]	-	<b>RES1.</b>
[11:8]	TRCARCHMAJ	Major ETM-M52 architecture version number:  <b>0x4</b> ETMv4.
[7:4]	TRCARCHMIN	Minor ETM-M52 architecture version number:  <b>0x5</b> Minor revision 5.
[3:0]	REVISION	Implementation revision number:  <b>0x0</b> Implementation revision 0x0.

## 5.16.3 TRCIDR2, ID Register 2

The TRCIDR2 indicates the maximum sizes of certain aspects of items in the trace.

### Usage constraints

This register is read-only.

## Configurations

This register is available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR2 bit assignments.

**Figure 5-19: TRCIDR2 bit assignments**

31	29	28	25	24	20	19	15	14	10	9	5	4	0
RES0			CCSIZE		DVSIZE		DASIZE		VMIDSIZE		CIDSIZE		IASIZE

The following table shows the TRCIDR2 bit assignments.

**Table 5-20: TRCIDR2 bit assignments**

Bits	Name	Function
[31:29]	-	RES0.
[28:25]	CCSIZE	Indicates the size of the cycle counter in bits minus 12:  <b>0b00000</b> Cycle count is 12 bits in length.
[24:20]	DVSIZE	Data value size in bytes:  <b>0b000000</b> Data value size not supported.
[19:15]	DASIZE	Data address size in bytes:  <b>0b000000</b> Data address size not supported.
[14:10]	VMIDSIZE	Virtual Machine ID size:  <b>0b000000</b> Virtual Machine ID tracing not implemented.
[9:5]	CIDSIZE	Context ID tracing:  <b>0b000000</b> Context ID tracing not implemented.
[4:0]	IASIZE	Instruction address size:  <b>0b00100</b> Maximum of 32-bit address size.

## 5.16.4 TRCIDR3, ID Register 3

The TRCIDR3 indicates certain aspects of the ETM-M52 configuration.

## Usage constraints

This register is read-only.

## Configurations


This register is available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR3 bit assignments.

**Figure 5-20: TRCIDR3 bit assignments**



The following table shows the TRCIDR3 bit assignments.

**Table 5-21: TRCIDR3 bit assignments**

Bits	Name	Function
[31]	NOOVERFLOW	Indicates whether TRCSTALLCTLR.NOOVERFLOW is implemented:  <b>0</b> NOOVERFLOW is not implemented.
[30:28]	NUMPROC	Indicates the number of processors available for tracing.  <b>0b000</b> ETM-M52 can trace one processor.  NUMPROC uses bits[30:28] and bits[13:12] to form a single 5-bit field. Bits[13:12] form the top bits of this field.
[27]	SYSSTALL	System support for stall control of the processor.  <b>1</b> System supports stall control of the processor.  This field is used with STALLCTL. The system supports stalling of the processor only when both SYSSTALL and STALLCTL are 1 .
[26]	STALLCTL	Stall control support:  <b>1</b> TRCSTALLCTLR is implemented.
[25]	SYNCPR	Indicates trace synchronization period support:  <b>1</b> TRCSYNCPR is read-only for instruction trace only configuration. The trace synchronization period is fixed.
[24]	TRCERR	Indicates whether TRCVICTLR.TRCERR is implemented:  <b>1</b> TRCERR is implemented.

Bits	Name	Function
[23:20]	EXLEVEL_NS	<b>RES0</b>
[19:16]	EXLEVEL_S	Exception levels implemented. One bit for each level.  <b>0b1001</b> Privilege levels Thread and Handler are implemented.  Thread is at exception level 0 and Handler is at exception level 3.
[15:14]	-	<b>RES0.</b>
[13:12]	NUMPROC	Indicates the number of processors available for tracing.  <b>0b00</b> ETM-M52 can trace one processor.  NUMPROC uses bits[30:28] and bits[13:12] to form a single 5-bit field. Bits[13:12] form the top bits of this field.
[11:0]	CCITMIN	Minimum value which can be programmed to TRCCCCTLR.THRESHOLD, defining the minimum cycle counting threshold.  <b>0x4</b> Minimum of four instruction trace cycles.

### 5.16.5 TRCIDR4, ID Register 4

The TRCIDR4 indicates the available ETM-M52 resources.

#### Usage constraints

This register is read-only

#### Configurations


This register is available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR4 bit assignments.

**Figure 5-21: TRCIDR4 bit assignments**



The following table shows the TRCIDR4 bit assignments.

**Table 5-22: TRCIDR4 bit assignments**

Bits	Name	Function
[31:28]	NUMVMIDC	Number of <i>Virtual Machine ID</i> (VMID) comparators implemented:  <b>0b0000</b> VMID comparators are not implemented.
[27:24]	NUMCIDC	Number of Context ID comparators implemented:  <b>0b0000</b> Context ID comparators are not supported.
[23:20]	NUMSSCC	Number of single-shot comparator controls implemented:  <b>0b0001</b> One single-shot comparator control is implemented.
[19:16]	NUMRSPAIR	Number of resource selection pairs implemented:  <b>0b0001</b> Two resource selection pairs are implemented.
[15:12]	NUMPC	Number of processor comparator inputs implemented for the DWT:  <b>0b0010</b> Two processor comparator inputs  <b>0100</b> Four processor comparator inputs  <b>1000</b> Eight processor comparator inputs
[11:9]	-	<b>RES0</b>
[8]	SUPPDAC	Data address comparisons implemented:  <b>0</b> Data address comparisons are not supported.
[7:4]	NUMDVC	Number of data value comparators implemented:  <b>0b0000</b> No data value comparators are implemented.
[3:0]	NUMACPAIRS	Number of address comparator pairs implemented:  <b>0b0000</b> No address comparator pairs are implemented.

### 5.16.6 TRCIDR5, ID Register 5

The TRCIDR5 indicates the available ETM-M52 resources.

#### Usage constraints

This register is read-only.

#### Configurations


This register is available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR5 bit assignments.

**Figure 5-22: TRCIDR5 bit assignments**



The following table shows the TRCIDR5 bit assignments.

**Table 5-23: TRCIDR5 bit assignments**

Bits	Name	Function
[31]	REDFUNCNTR	Reduced Function Counter implemented: <b>1</b> Counter 0 is implemented as a Reduced Function Counter.
[30:28]	NUMCNTR	Number of counters implemented: <b>0b001</b> One counter implemented.
[27:25]	NUMSEQSTATE	Number of sequencer states implemented: <b>0b000</b> No sequencer states implemented.
[24]	-	<b>RES0</b>
[23]	LPOVERRIDE	Low-power state override support: <b>1</b> Low-power state override support implemented.
[22]	ATBTRIG	ATB trigger support: <b>1</b> ATB trigger support implemented.
[21:16]	TRACEIDSIZE	Number of bits of trace ID: <b>0x07</b> 7-bit trace ID implemented.
[15:12]	-	<b>RES0.</b>
[11:9]	NUMEXTINSEL	Number of input selectors implemented: <b>0b100</b> Four input selectors, SEL0 to SEL3, are present.
[8:0]	NUMEXTIN	Number of external inputs implemented: <b>0x4+ number of Performance Monitor Unit (PMU) events</b> Four external inputs and any PMU event inputs are implemented.

### 5.16.7 TRCIDR6, ID Register 6

The TRCIDR6 is reserved, **RES0**.



## 5.16.8 TRCIDR7, ID Register 7

The TRCIDR7 is reserved, **RES0**.

## 5.16.9 TRCIDR8, ID Register 8

The TRCIDR8 indicates the maximum speculation depth of the instruction trace stream.

### Usage constraints

This register is read-only.

### Configurations

This register is available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR8 bit assignments.

**Figure 5-23: TRCIDR8 bit assignments**



The following table shows the TRCIDR8 bit assignments.

**Table 5-24: TRCIDR8 bit assignments**

Bits	Name	Function
[31:0]	MAXSPEC	This is the maximum number of PO elements that have not been committed in the trace stream at any time.  <b>0x00000000</b> Maximum trace speculation depth is zero.

## 5.16.10 TRCIDR9, ID Register 9

The TRCIDRn indicates the number of PO right-hand keys that are used.

### Usage constraints

This register is read-only.

### Configurations


This register is available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR9 bit assignments.

**Figure 5-24: TRCIDR9 bit assignments**



The following table shows the TRCIDR9 bit assignments.

**Table 5-25: TRCIDR9 bit assignments**

Bits	Name	Function
[31:0]	NUMPOKEY	<b>0x00000000</b> No P0 keys used in instruction trace.

### 5.16.11 TRCIDR10, ID Register 10

The TRCIDR10 indicates the total number of P1 right-hand keys, including normal and special keys.

#### Usage constraints

This register is read-only.

#### Configurations


This register is available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR10 bit assignments.

**Figure 5-25: TRCIDR10 bit assignments**



The following table shows the TRCIDR10 bit assignments.

**Table 5-26: TRCIDR10 bit assignments**

Bits	Name	Function
[31:0]	NUMP1KEY	<b>0x00000000</b> No P1 right-hand keys used in instruction trace.

### 5.16.12 TRCIDR11, ID Register 11

The TRCIDR11 indicates the number of special P1 right-hand keys.

#### Usage constraints

This register is read-only

#### Configurations


This register is available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR11 bit assignments.

**Figure 5-26: TRCIDR11 bit assignments**



The following table shows the TRCIDR11 bit assignments.

**Table 5-27: TRCIDR11 bit assignments**

Bits	Name	Function
[31:0]	NUMP1SPC	<b>0x00000000</b> No special P1 right-hand keys used in any configuration.

### 5.16.13 TRCIDR12, ID Register 12

The TRCIDR12 indicates the total number of conditional instruction right-hand keys, including normal and special keys.

#### Usage constraints

This register is read-only.

#### Configurations


This register is available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR12 bit assignments.

**Figure 5-27: TRCIDR12 bit assignments**



The following table shows the TRCIDR12 bit assignments.

**Table 5-28: TRCIDR12 bit assignments**

Bits	Name	Function
[31:0]	NUMCONDKEY	<b>0x00000001</b> One conditional instruction right-hand key implemented.

### 5.16.14 TRCIDR13, ID Register 13

The TRCIDR13 indicates the number of special conditional instruction right-hand keys.

#### Usage constraints

This register is read-only.

#### Configurations


This register is available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCIDR13 bit assignments.

**Figure 5-28: TRCIDR13 bit assignments**



The following table shows the TRCIDR13 bit assignments.

**Table 5-29: TRCIDR13 bit assignments**

Bits	Name	Function
[31:0]	NUMCONDSPC	<b>0x00000000</b> No special conditional instruction right-hand keys implemented.

## 5.17 TRCRSCTLRn, Resource Selection Registers 2-3

The TRCRSCTLRn controls the selection of trace resources.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCRSCTLRn bit assignments.

**Figure 5-29: TRCRSCTLRn bit assignments**



The following table shows the TRCRSCTLRn bit assignments.

**Table 5-30: TRCRSCTLRn bit assignments**

Bits	Name	Function
[31:22]	-	RES0.
[21]	PAIRINV	Inverts the result of a combined pair of resources.  This bit is only implemented on TRCRSCTLR2 and not on TRCRSCTLR3.
[20]	INV	Inverts the selected resources:  <b>0</b> Resource is not inverted. <b>1</b> Resource is inverted.
[19:18]	-	RES0.
[17:16]	GROUP	Selects a group of resources.
[15:8]	-	RES0.
[7:0]	SELECT	Selects one or more resources from the wanted group. One bit is provided per resource from the group.

The following table lists which resources are selected, depending on the values of the GROUP and SELECT fields.

**Table 5-31: Resource selection**

Group	Select	Resource
0b0000	Bits 0-3	External input selectors 0-3. When select bit N is set, then the resource selector is sensitive to external input selector N.
0b0001	Bits 0-7	When select bit N is set, the resource selector is sensitive to processor comparator input N.
0b0010	0	Counter at zero 0
0b0011	0	Single-Shot Comparator control 0
0b0100-0b1111	0-15	Reserved

## 5.18 TRCSSCCR0, Single-shot Comparator Control Register 0

The TRCSSCCR0 controls the single-shot comparator.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCSSCCR0 bit assignments.

**Figure 5-30: TRCSSCCR0 bit assignments**



The following table shows the TRCSSCCR0 bit assignments.

**Table 5-32: TRCSSCCR0 bit assignments**

Bits	Name	Function
[31:25]	-	RES0.

Bits	Name	Function
[24]	RST	Enables the single-shot comparator resource to be reset when it occurs, to enable another comparator match to be detected:  <b>0</b> When the single-shot comparator resource fires, it is not reset. <b>1</b> When the single-shot comparator resource fires, it is reset. This enables the single-shot comparator resource to fire multiple times.
[23:20]	-	<b>RES0.</b>
[19:16]	ARC	RAZ/WI.
[15:8]	-	<b>RES0.</b>
[7:0]	SAC	RAZ/WI.

## 5.19 TRCSSCSR0, Single-shot Comparator Status Register 0

The TRCSSCSR0 indicates the status of the single-shot comparators. TRCSSCSR0 is sensitive to instruction addresses.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCSSCSR0 bit assignments.

**Figure 5-31: TRCSSCSR0 bit assignments**



The following table shows the TRCSSCSR0 bit assignments.

**Table 5-33: TRCSSCSR0 bit assignments**

Bits	Name	Function
[31]	STATUS	<p>Single-shot status. This indicates whether any of the selected comparators have matched:</p> <p><b>0</b> Match has not occurred. <b>1</b> Match has occurred at least once.</p> <p>When programming ETM-M52, if TRCSSCCR0.RST is 0, the STATUS bit must be explicitly written to 0 to enable this single-shot comparator control.</p> <p>If TRCSSCCR0.RST is set, the STATUS bit clears automatically so it is not necessary to clear the STATUS bit when programming. Otherwise, the STATUS bit must be cleared when programming ETM-M52 otherwise a single-shot comparison cannot occur.</p>
[30:4]	-	<b>RES0</b>
[3]	PC	<p>Indicates that the Single-shot comparator is sensitive to processor comparator inputs:</p> <p><b>1</b> Single-shot comparator is sensitive to processor comparator inputs.</p>
[2]	DV	<p>Data value comparator support:</p> <p><b>0</b> Single-shot data value comparisons not supported.</p>
[1]	DA	<p>Data address comparator support:</p> <p><b>0</b> Single-shot data address comparisons not supported.</p>
[0]	INST	<p>Instruction address comparator support:</p> <p><b>0</b> Single-shot instruction address comparisons not supported.</p>

## 5.20 TRCSSPCICR0, Single-shot Processor Comparator Input Control Register 0

The TRCSSPCICR0 selects the processor comparator inputs for Single-shot control.

### Usage constraints

Only accepts writes when ETM-M52 is disabled.

### Configurations

Available in all configurations.


### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCSSPCICR0 bit assignments.



**Figure 5-32: TRCSSPCICR0 bit assignments**



The following table shows the TRCSSPCICR0 bit assignments.

**Table 5-34: TRCSSPCICR0 bit assignments**

Bits	Name	Function
[31:8]	-	RES0
[7:0]	PC	Selects one or more processor comparator inputs for Single-shot control.  One bit is provided for each processor comparator input. The number of comparator inputs can be 2, 4, or 8.

## 5.21 TRCPDCR, Power Down Control Register

The TRCPDCR request to the system power controller to keep ETM-M52 powered up.

### Usage constraints

There are no usage constraints.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCPDCR bit assignments.

**Figure 5-33: TRCPDCR bit assignments**



The following table shows the TRCPDCR bit assignments.

**Table 5-35: TRCPDCR bit assignments**

Bits	Name	Function
[31:4]	-	RES0

Bits	Name	Function
[3]	PU	Power up request, to request that power to ETM-M52 and access to the trace registers is maintained:  <b>0</b> Power not requested. <b>1</b> Power requested.  This bit is reset to 0 on ETM-M52 reset.
[2:0]	-	RES0

## 5.22 TRCPDSR, Power Down Status Register

The TRCPDSR indicates the power down status of the ETM-M52.

### Usage constraints

There are no usage constraints.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCPDSR bit assignments.

**Figure 5-34: TRCPDSR bit assignments**



The following table shows the TRCPDSR bit assignments.

**Table 5-36: TRCPDSR bit assignments**

Bits	Name	Function
[31:6]	-	RES0
[5]	OSLK	RES0
[4:2]	-	RES0
[1]	STICKYPD	Sticky power down state.  <b>0</b> Trace register power has not been removed since the TRCPDSR was last read. <b>1</b> Trace register power has been removed since the TRCPDSR was last read.  This bit is set to 1 when power to the ETM-M52 registers is removed, to indicate that programming state has been lost. It is cleared after a read of the TRCPDSR.

Bits	Name	Function
[0]	POWER	<p>Indicates ETM-M52 is powered up:</p> <p><b>1</b> ETM-M52 is powered up. All registers are accessible.</p> <p>If a system implementation allows ETM-M52 to be powered down independently of the debug power domain, the system must ensure:</p> <ul style="list-style-type: none"> <li>• Accesses to ETM-M52 complete correctly.</li> <li>• Reads to this location return 0 to indicate that ETM-M52 can be powered down.</li> </ul>

## 5.23 Integration test registers

The ETM-M52 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the integration between specific components. Because the integration mode overrides the normal bus protocols, the ETM and ATB interconnect must be reset when any topology detection has been performed. Integration test registers are used to set the outputs and read the state of some of the signals.

To access the integration test registers, you must first set bit[0] of the [TRCITCTRL, Integration Mode Control Register](#) to 1.

- You can use the write-only integration test registers to set the outputs of some of the ETM-M52 signals. The following table shows the signals that can be controlled in this way.

**Table 5-37: Output signals that the integration test registers can control**

Signal	Register	Bits	Register description
AFREADYE	TRCITIATBOUTr	[1]	<a href="#">TRCITIATBOUTr</a> , Integration Instruction ATB Out Register
ATIDE[6:0]	TRCITATBIDR	[6:0]	<a href="#">TRCITATBIDR</a> , Integration ATB Identification Register
ATDATAE[6:0]	TRCITIDATAR	[6:0]	<a href="#">TRCITIDATAR</a> , Integration Data Register
ATVALIDE	TRCITIATBOUTr	[0]	<a href="#">TRCITIATBOUTr</a> , Integration Instruction ATB Out Register

- You can use the read-only integration test registers to read the state of some of the ETM-M52 input signals. The following table shows the signals that can be read in this way.

**Table 5-38: Input signals that the integration test registers can read**

Signal	Register	Bits	Register description
AFVALIDE	TRCITIATBINR	[1]	<a href="#">TRCITIATBINR</a> , Integration Instruction ATB In Register
ATREADYE	TRCITIATBINR	[0]	<a href="#">TRCITIATBINR</a> , Integration Instruction ATB In Register

See the *Arm® Embedded Trace Macrocell Architecture Specification ETMv4* for more information about TRCITCTRL.

### 5.23.1 TRCITATBIDR, Integration ATB Identification Register

The TRCITATBIDR sets the state of output pins.

The output pins are listed in [TRCITATBIDR bit assignments](#).

**Usage constraints**

- Available when bit[0] of TRCITCTRL is set to 1.
- The value of the register sets the signals on the output pins when the register is written.
- This is a write-only register.

**Configurations**


Available in all configurations.

**Attributes**

See the register summary in [ETM-M52 register summary](#) and [Output signals that the integration test registers can control](#).

The following figure shows the TRCITATBIDR bit assignments.

**Figure 5-35: TRCITATBIDR bit assignments**



The following table shows the TRCITATBIDR bit assignments.

**Table 5-39: TRCITATBIDR bit assignments**

Bits	Name	Function
[31:7]	-	RES0.
[6:0]	ID	Drives the ATIDE[6:0] output pin.

### 5.23.2 TRCITIDATAR, Integration Data Register

The TRCITIDATAR sets the state of output pins.

The output pins are listed in [TRCITIDATAR bit assignments](#).

**Usage constraints**

- Available when bit[0] of TRCITCTRL is set to 1.
- The value of the register sets the signals on the output pins when the register is written.
- This is a write-only register.

## Configurations


Available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#) and [Output signals that the integration test registers can control](#).

The following figure shows the TRCITIDATAR bit assignments.

**Figure 5-36: TRCITIDATAR bit assignments**



The following table shows the TRCITIDATAR bit assignments.

**Table 5-40: TRCITIDATAR bit assignments**

Bits	Name	Function
[31:8]	-	RES0.
[7:0]	DATA	Drives the ATDATAE[7:0] output pin.

## 5.23.3 TRCITIATBINR, Integration Instruction ATB In Register

The TRCITIATBINR reads the state of the input pins.

The input pins are listed in [TRCITIATBINR bit assignments](#).

### Usage constraints

- Available when bit[0] of TRCITCTRL is set to 1.
- The values of the register bits depend on the signals on the input pins when the register is read.

## Configurations


Available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#) and [Output signals that the integration test registers can control](#).

The following figure shows the TRCITIATBINR bit assignments.

**Figure 5-37: TRCITIATBINR bit assignments**



The following table shows the TRCITIATBINR bit assignments.

**Table 5-41: TRCITIATBINR bit assignments**

Bits	Name	Function
[31:2]	-	Reserved. Read undefined.
[1]	AFVALIDM	Returns the value of the AFVALIDE input pin. <b>Note:</b> When an input pin is LOW, the corresponding register bit is 0.  When an input pin is HIGH, the corresponding register bit is 1.  The TRCITIATBINR bit values always correspond to the physical state of the input pins.
[0]	ATREADYM	Returns the value of the ATREADYE input pin.

#### 5.23.4 TRCITIATBOUTR, Integration Instruction ATB Out Register

The TRCITIATBOUTR sets the state of the output pins.

These output pins are listed in [TRCITIATBOUTR bit assignments](#).

##### Usage constraints

- Available when bit[0] of TRCITCTRL is set to 1.
- The value of the register sets the signals on the output pins when the register is written.
- This is a write-only register.

##### Configurations


Available in all configurations.

##### Attributes

See the register summary in [ETM-M52 register summary](#) and [Output signals that the integration test registers can control](#).

The following figure shows the TRCITIATBOUTR bit assignments.

**Figure 5-38: TRCITIATBOUTR bit assignments**



The following table shows the TRCITIATBOUTR bit assignments.

**Table 5-42: TRCITIATBOUTR bit assignments**

Bits	Name	Function
[31:2]	-	Reserved. Read undefined.
[1]	AFREADY	Drives the AFREADYE output pin.
[0]	ATVALID	Drives the ATVALIDE output pin.

### 5.23.5 TRCITCTRL, Integration Mode Control Register

The TRCITCTRL enables topology detection or integration testing, by putting ETM-M52 into integration mode.

#### Usage constraints

Arm recommends that you perform a debug reset after using integration mode.

#### Configurations


Available in all configurations.

#### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCITCTRL bit assignments.

**Figure 5-39: TRCITCTRL bit assignments**



The following table shows the TRCITCTRL bit assignments.

**Table 5-43: TRCITCTRL bit assignments**

Bits	Name	Function
[31:1]	-	RES0





## 5.25 TRCCLAIMCLR, Claim Tag Clear Register

The TRCCLAIMCLR clears bits in the claim tag and determines the current value of the claim tag.

### Usage constraints

There are no usage constraints.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCCLAIMCLR bit assignments.

**Figure 5-41: TRCCLAIMCLR bit assignments**



The following table shows the TRCCLAIMCLR bit assignments.

**Table 5-45: TRCCLAIMCLR bit assignments**

Bits	Name	Function
[31:4]	-	RES0.
[3:0]	CLR	<p>On reads, for each bit:</p> <p><b>0</b> Claim tag bit is not set. <b>1</b> Claim tag bit is set.</p> <p>On writes, for each bit:</p> <p><b>0</b> Has no effect. <b>1</b> Clears the relevant bit of the claim tag.</p>

## 5.26 TRCAUTHSTATUS, Authentication Status Register

The TRCAUTHSTATUS indicates the current level of tracing permitted by the system.

### Usage constraints

There are no usage constraints.

### Configurations


Available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCAUTHSTATUS bit assignments.

**Figure 5-42: TRCAUTHSTATUS bit assignments**



The following table shows the TRCAUTHSTATUS bit assignments.

**Table 5-46: TRCAUTHSTATUS bit assignments**

Bits	Name	Function
[31:8]	-	RES0
[7:6]	SNID <b>Note:</b> SNID bitfield is RAZ when the processor is configured without the Armv8-M Security Extension.	Secure Non-Invasive Debug:  <b>0b00</b> Secure Non-Invasive Debug not implemented. <b>0b10</b> Secure Non-Invasive Debug implemented, but disabled. <b>0b11</b> Secure Non-Invasive Debug implemented and enabled.
[5:4]	SID	Secure Invasive Debug:  <b>0b00</b> Secure Invasive Debug not implemented.
[3:2]	NSNID	Non-secure Non-Invasive Debug:  <b>0b10</b> Non-secure Non-Invasive Debug implemented, but disabled. <b>0b11</b> Non-secure Non-Invasive Debug implemented and enabled.
[1:0]	NSID	Non-secure Invasive Debug:  <b>0b00</b> Non-secure Invasive Debug not implemented.

## 5.27 TRCDEVARCH, Device Architecture Register

The TRCDEVARCH identifies ETM-M52 as an ETMv4.5 component.

### Usage constraints

This register is read-only.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCDEVARCH bit assignments.

**Figure 5-43: TRCDEVARCH bit assignments**



The following table shows the TRCDEVARCH bit assignments.

**Table 5-47: TRCDEVARCH bit assignments**

Bits	Name	Function
[31:21]	ARCHITECT	Defines the architect of the component: <b>0x23B</b> Arm
[20]	PRESENT	Indicates the presence of this register: <b>0b1</b> Register is present.
[19:16]	REVISION	Architecture revision: <b>0x5</b> Architecture revision 4.5
[15:0]	ARCHID	Architecture ID: <b>0x4A13</b> ETMv4.5 component.

## 5.28 TRCDEVID, Device ID Register

The TRCDEVID is reserved, **RES0**.

## 5.29 TRCDEVTYPE, Device Type Register

The TRCDEVTYPE indicates the type of the component.

### Usage constraints

This register is read-only.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the TRCDEVTYPE bit assignments.

**Figure 5-44: TRCDEVTYPE bit assignments**



The following table shows the TRCDEVTYPE bit assignments.

**Table 5-48: TRCDEVTYPE bit assignments**

Bits	Name	Function
[31:8]	-	RES0.
[7:4]	SUB	The subtype of the component:  <b>0b0001</b> Processor trace.
[3:0]	MAJOR	The main type of the component:  <b>0b0011</b> Trace source.

## 5.30 TRCPIDR0-7, Peripheral Identification Registers

The TRCPIDR0-7 provides the standard Peripheral ID required by all CoreSight™ components.

### Usage constraints

Only bits[7:0] of each register are used. This means that TRCPIDR0-7 define a single 64-bit *Peripheral ID*, as the following figure shows.

### Configurations


Available in all configurations.

## Attributes

See the register summary in [ETM-M52 register summary](#).


The following figure shows the mapping between TRCPIDR0-7 and the single 64-bit *Peripheral ID* value.

**Figure 5-45: Mapping between TRCPIDR0-7 and the Peripheral ID value**



The following figure shows the Peripheral ID bit assignments in the single conceptual Peripheral ID register.

**Figure 5-46: Peripheral ID fields**



The following table shows the values of the fields when reading this set of registers. The *Arm® Embedded Trace Macrocell Architecture Specification ETMv4* gives more information about many of these fields.

The registers are listed in order of register name, from most significant (TRCPIDR7) to least significant (TRCPIDR0). This does not match the order of the register offsets.

**Table 5-49: TCRPIDR0-7 bit assignments**

Register	Register number	Register offset	Bits	Value	Description
TRCPIDR7	1015	0xFDC	[31:8]	-	RES0.
			[7:0]	0x00	RES0.
TRCPIDR6	1014	0xFD8	[31:8]	-	RES0.

Register	Register number	Register offset	Bits	Value	Description
			[7:0]	0x00	RES0.
TRCPIDR5	1013	0xFD4	[31:8]	-	RES0.
			[7:0]	0x00	RES0.
TRCPIDR4	1012	0xFD0	[31:8]	-	RES0.
			[7:4]	0x0	n, where 2 <sup>n</sup> is number of 4KB blocks used.
			[3:0]	0xA	JEP 106 continuation code.
TRCPIDR3	1019	0xFEC	[31:8]	-	RES0.
			[7:4]	0x0	RevAnd (at top level). Manufacturer revision number. ECOREVNUM[31:28].
			[3:0]	0x0	Customer Modified.  0x0 indicates from Arm.
TRCPIDR2	1018	0xFE8	[31:8]	-	RES0.
			[7:4]	See the Description column for more information.	Revision Number of Peripheral. This value is the same as the Implementation revision field of the TRCIDR1, see <a href="#">TRCIDR1, ID Register 1</a> .
			[3]	0x1	Always 1. Indicates that a JEDEC assigned value is used.
			[2:0]	0x7	JEP 106 identity code [6:4].
TRCPIDR1	1017	0xFE4	[31:8]	-	RES0.
			[7:4]	0x5	JEP 106 identity code [3:0].
			[3:0]	0xD	Part Number [11:8].
TRCPIDR0	1016	0xFE0	[31:8]	-	RES0.
			[7:0]	0x24	Part Number [7:0].

## 5.31 TRCCIDR0-3, Component Identification Registers

The TRCCIDR0-3 identifies ETM-M52 as a CoreSight™ component.

### Usage constraints

Only bits[7:0] of each register are used. This means that TRCCIDR0-3 define a single 32-bit Component ID, as the following figure shows.

### Configurations


Available in all configurations.

### Attributes

See the register summary in [ETM-M52 register summary](#).

The following figure shows the mapping between TRCCIDR0-3 and the single 64-bit *Component ID* value.

**Figure 5-47: Mapping between TRCCIDR0-3 and the Component ID value**



The following table shows the Component ID bit assignments in the single conceptual Component ID register.

The registers are listed in order of register name, from most significant (TRCCIDR3) to least significant (TRCCIDR0). This does not match the order of the register offsets.

**Table 5-50: TRCCIDR0-3 bit assignments**

Register	Register number	Register offset	Bits	Value	Description
TRCCIDR3	0x3FF	0xFFC	[31:8]	-	RES0.
			[7:0]	0xB1	Component identifier, bits[31:24].
TRCCIDR2	0x3FE	0xFF8	[31:8]	-	RES0.
			[7:0]	0x05	Component identifier, bits[23:16].
TRCCIDR1	0x3FD	0xFF4	[31:8]	-	RES0.
			[7:4]	0x9	Debug component with CoreSight™-compatible registers (component identifier, bits[15:12]).
			[3:0]	0x0	Component identifier, bits[11:8].
TRCCIDR0	0x3FC	0xFF0	[31:8]	-	RES0.
			[7:0]	0x0D	Component identifier, bits[7:0].

# Appendix A Revisions

Changes between released issues of this manual are summarized in tables.

The first table is for the first release. Then, each table compares the new issue of the manual with the last released issue of the manual. Release numbers match the revision history in [Release Information](#).

**Table A-1: Issue 0000-01**

Change	Location
First Beta release for r0p0	-

**Table A-2: Differences between issue 0000-01 and issue 0000-02**

Change	Location
First limited access release for r0p0	-
ETM-M52 external input and output bit connections to the <i>Performance Monitoring Unit</i> (PMU) have been updated.	<a href="#">External input and output connections</a>
TCRPIDR0-7 bit assignments has changed.	<a href="#">TRCPIDR0-7, Peripheral Identification Registers</a>

**Table A-3: Differences between issue 0000-02 and issue 0001-03**

Change	Location
First early access release for r0p1	-

**Table A-4: Differences between issue 0001-03 and issue 0002-04**

Change	Location
Updated processor revision number to r0p2.	-
First release for r0p2.	-

**Table A-5: Differences between issue 0002-04 and issue 0002-05**

Change	Location
Second release for r0p2.	-
Change the product name from Mizar to Cortex®-M52.	-